<?xml version="1.0" encoding="UTF-8"?>
<mods xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.loc.gov/mods/v3" version="3.1" xsi:schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-1.xsd">
  <titleInfo>
    <title>HDL programming fundamentals</title>
    <subTitle>VHDL and Verilog</subTitle>
  </titleInfo>
  <name type="personal">
    <namePart>Botros, Nazeih</namePart>
    <namePart type="date">1945-</namePart>
    <role>
      <roleTerm authority="marcrelator" type="text">creator</roleTerm>
    </role>
  </name>
  <typeOfResource>text</typeOfResource>
  <genre authority="marc">bibliography</genre>
  <originInfo>
    <place>
      <placeTerm type="code" authority="marccountry">mau</placeTerm>
    </place>
    <place>
      <placeTerm type="text">Hingham, Mass</placeTerm>
    </place>
    <publisher>Da Vinci Engineering Press</publisher>
    <dateIssued>c2006</dateIssued>
    <dateIssued encoding="marc">2006</dateIssued>
    <edition>1st ed.</edition>
    <issuance>monographic</issuance>
  </originInfo>
  <language>
    <languageTerm authority="iso639-2b" type="code">eng</languageTerm>
  </language>
  <physicalDescription>
    <form authority="marcform">print</form>
    <extent>xiv, 506 p. : ill. ; 25 cm. + 1 CD-ROM (4 3/4 in.)</extent>
  </physicalDescription>
  <tableOfContents>Introduction -- Data-flow description -- Behavioral descriptions -- Structural description -- Switch-level descriptions -- Procedures, tasks, and functions -- Mixed-type description -- Advanced HDL descriptions -- Mixed-language descriptions -- Synthesis basics -- Creating a project in Xilinx 7.1 using VHDL or Verilog -- Summary of HDL commands -- About the CD-ROM.</tableOfContents>
  <note type="statement of responsibility">Nazeih Botros.</note>
  <note>Includes bibliographical references and index.</note>
  <note>System requirements: Windows NT, 2000, or XP; VHDL and Verilog simulator package.</note>
  <subject authority="lcsh">
    <topic>VHDL (Computer hardware description language)</topic>
  </subject>
  <subject authority="lcsh">
    <topic>Verilog (Computer hardware description language)</topic>
  </subject>
  <classification authority="lcc">TK7885.7 .B68 2006</classification>
  <classification authority="ddc" edition="22">005.13 BOH</classification>
  <identifier type="isbn">1584508558 (alk. paper)</identifier>
  <identifier type="lccn">2005026625</identifier>
  <identifier type="uri">http://www.loc.gov/catdir/toc/ecip0519/2005026625.html</identifier>
  <location>
    <url displayLabel="Table of contents">http://www.loc.gov/catdir/toc/ecip0519/2005026625.html</url>
  </location>
  <recordInfo>
    <recordContentSource authority="marcorg">DLC</recordContentSource>
    <recordCreationDate encoding="marc">140724</recordCreationDate>
    <recordChangeDate encoding="iso8601">20140725142033.0</recordChangeDate>
    <recordIdentifier source="BD-DhUL">14107547</recordIdentifier>
  </recordInfo>
</mods>
